EE382N.23: Embedded System Design and Modeling
|
|
- Phyllis Todd
- 5 years ago
- Views:
Transcription
1 EE382N.23: Embedded System Design and Modeling Lecture 7 System Refinement & Modeling Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 7: Outline System-level synthesis Design flow: From specification to implementation X-Chart: Decision making + refinement System-level refinement Refinement flow & process Refinement example System-level modeling Virtual protoyping & virtual platform models EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 1
2 System-Level Design Flow Structure Partitioning System Processor Timing Scheduling CPU Mem P1 P3 P1 d P3 C1 d P5 Arbiter CPU Bus C1, C2 Bridge C1, C2 IP Bus P2 P4 C2 P2 P4 P5 HW IP EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 3 Application Specification (MoC) P1 P2 Computation Processes Communication Channels Variables C2 C1 P3 P4 EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 2
3 Platform Architecture Template CPU1 Mem Components: Processors Memories IPs, custom HW Buses, bridges Arbiter Bridge HW IP CPU2 EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 5 System Definition CPU P1 P2 OS Mem Mapping decisions: Allocation Partitioning Scheduling Arbiter C1 C2 Bridge P3 OS P4 HW CPU2 System Definition = Application + Platform + Mapping EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 3
4 Architecture Model CPU1 P1 OS P2 Mem TX Computation Processing elements Communication Busses Bridges/transducers Bus1 Bus2 P3 OS P4 HW CPU2 EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 7 Backend Hardware/Software Synthesis CPU1 Program EXE RTOS HAL Compile RTOS/ Driver Synthesis P1 P2 OS HAL TX Bus1 Bus2 C-to-RTL Synthesis P3 Program EXE RTOS HAL HW IP Processes in C CPU2 EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 4
5 Implementation Model CPU1 Program EXE IC Mem Arbiter RTOS HAL Interface HW IP Program EXE RTOS HAL CPU2 EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 9 System Design Evolution Present Past Platform HW Dev. Board SW Dev. Board App. Dev. Prototype + BSP Platform Platform Modeling VP Virtual Platform SW Dev. HW Dev. Board + BSP App. Dev. Prototype Future Application Developer C/MoC Platform Sys. Gen. VP SW Gen. HW Gen. Board + BSP + App ASIC/ FPGA Tools Prototype Source: S. Abdi, Concordia Univ. EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 5
6 Synthesis Gajski s Y-Chart Behavior System Synthesis Processor Structure Logic EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 11 Synthesis Gajski s Y-Chart Behavior Structure EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 6
7 Synthesis Gajski s Platform-based Y-Chartdesign (the other Y Chart) Behavior / Function Architecture Constraints Structure EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 13 Synthesis X-Chart Behavior / Function Specification Architecture Constraints Structure Implementation Quality EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 7
8 Synthesis X-Chart System-Level Synthesis Model of Computation (MoC) Specification Model Platforms, IP Databases Behavior Architecture Synthesis Decision Making Refinement Transaction- Level Model (TLM) Implementation Model Structure Quality Hardware/Software Synthesis Performance Estimates Source: A. Gerstlauer, C. Haubelt, A. Pimentel, et al., Electronic System-Level Synthesis Methodologies, TCAD, EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 15 Hardware vs. Software Double-roof model Software system Hardware task component Specification instruction architecture logic ISA RTL Arch Implementation gate Source: A. Gerstlauer, C. Haubelt, A. Pimentel, et al., Electronic System-Level Synthesis Methodologies, TCAD, EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 8
9 Lecture 7: Outline System-level synthesis Design flow: From specification to implementation X-Chart: Decision making + refinement System-level refinement Refinement flow & process Refinement example System-level modeling Virtual protoyping & virtual platform models EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 17 System-Level Synthesis X-Chart Behavior (MoC) Decision Making Structure (TLM) Specification Synthesis Constraints (Architecture) Implementation Refinement Quality (Metrics) Specification Methodology Stepwise model refinement Computation & communication Implementation Hardware/Software Synthesis EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 9
10 Synthesis & Refinement Flow Synthesis = Decision making + model refinement GUI Specification model Model n Synthesis algorithm Design decisions Refinement DB Model n+1 Implementation model Successive, stepwise model refinement Layers of implementation detail EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 19 Refinement unstructured High abstraction untimed Structure Implementation Detail Timing physical layout real time Spatial order Low abstraction Temporal order EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 10
11 Modeling Basis of any design flow and design automation Inputs and outputs of design steps Capability to capture complex systems Precise, complete and unambiguous Models at varying levels of abstraction Level and granularity of implementation detail Speed vs. accuracy Design models as an abstraction of a design instance Representation of some aspect of reality Virtual prototyping for validation through simulation or formal analysis Specification for further implementation Describe desired functionality Documentation & Specification (Simulation & Synthesis) Abstraction to hide details that are not relevant or not yet known Different parts of the model or different use cases for the same model EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 21 Computation vs. Communication System design flow Path from model A to model F Cycletimed D F Communication Approximatetimed C E A. System specification model B. Timed functional model C. Architecture model D. Pin-/bus cycle-accurate model (P/BCAM) E. Computation cycle-accurate model (CCAM) F. Cycle-accurate implementation model (CAM) Cycletimed Untimed A B Untimed Approximatetimed Computation Source: L. Cai, D. Gajski. Transaction level modeling: An overview, ISSS 2003 Design methodology and modeling flow Set of models and transformations between models EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 11
12 SpecC Design Flow requirements Product planning constraints Capture Algor. IP pure functional Specification model untimed Computation refinement Comp. IP transaction level Computation model estimated timing Communication refinement Proto. IP bus functional Communication model timing accurate RTL IP Hardware synthesis Interface synthesis Software synthesis RTOS IP Structure RTL / IS Implementation model Logic design cycle accurate Timing EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 23 Validation Flow System Design Functional and timing validation Capture Algor. IP Specification model Computation refinement Comp. IP Compilation Validation Analysis Estimation Simulation model Computation model Communication refinement Proto. IP Compilation Validation Analysis Estimation Simulation model Communication model Compilation Validation Analysis Estimation Simulation model RTL IP Hardware synthesis Interface synthesis Software synthesis RTOS IP Backend Implementation model Compilation Validation Analysis Estimation Simulation model EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 12
13 Validation Levels Requirements (attributes + constraints) Specification (untimed) Functionality SpecC (SW+HW) Computation (execution delays) Communication (timed) Architecture Protocols Implementation (cycle-accurate: RTL+IS) Micro-architecture Gate Level (sub-cycle delays) Clock cycle Layout (continuos time) Spacing Manufacturing (real time) Structure & Timing EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 25 Virtual Platform Prototyping Computation refinement Untimed Architecture Implementation Virtual Prototype Communication refinement Source: C. Haubelt, Univ. of Rostock EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 13
14 Virtual Prototyping Speed vs. Accuracy Discrete-event simulation speed Proportional to number of simulated events Proportional to granularity of simulated time/detail Real-time : simulated vs. simulation time > 1 Discrete-event simulation accuracy Proportional to simulated implementation order Inversely proportional to simulated granularity Where order matters (structural concurrency) Fundamental modeling tradeoff Accuracy Refinement Speed PE0 Simulated time t 0 t 1 t 2 EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 27 Lecture 7: Outline System-level synthesis Design flow: From specification to implementation X-Chart: Decision making + refinement System-level refinement Refinement flow & process Refinement example System-level modeling Virtual protoyping & virtual platform models EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 14
15 Specification Model Example B1 B1 B2 c2 B3 Synthesizable specification model Hierarchical parallel-serial composition Communication through variables and standard channels EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 29 Computation Refinement PE allocation / selection Behavior partitioning Variable partitioning Scheduling Specification model Computation refinement Computation model Communication refinement Communication model Processor refinement Implementation model EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 15
16 PE Allocation, Behavior Partitioning B1 B1 Allocate PEs PE2 Partition behaviors B2 c2 B3 Globalize communication Additional level of hierarchy to model PE structure EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 31 Model after Behavior Partitioning B1 B1 PE2 B13snd cb13 B13rcv B2 c2 B3 B34rcv cb34 B34snd Synchronization to preserve execution order/semantics EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 16
17 Variable Partitioning Shared memory vs. message passing implementation Map global variables to local memories Communicate data over message-passing channels B1 B1 PE2 B13snd cb13 B13rcv B2 c2 B3 B34rcv cb34 B34snd EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 33 Model after Variable Partitioning B1 B1 PE2 B13snd cb13 B13rcv B2 c2 B3 B34rcv cb34 B34snd Keep local variable copies in sync Communicate updated values at synchronization points Transfer control & data over message-passing channel EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 17
18 Timed Computation Execution time of behaviors Estimated target delay / timing budget Granularity Behavior / function / basic-block level Annotate behaviors Simulation feedback Synthesis constraints 1 5 behavior B2( in int, ISend c2 ) { void main(void) { waitfor( delay1 B2_DELAY1 ); ); c2.send( ); 10 } }; waitfor( B2_DELAY2 ); EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 35 Scheduling Serialize behavior execution on components B1 B1 B2 B13snd B34rcv Static scheduling Fixed behavior execution order Flattened behavior hierarchy Dynamic scheduling Pool of tasks Scheduler, abstracted OS EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 18
19 Computation Model Example PE2 B1 B1 B13snd B2 cb13 c2 B13rcv B3 B34rcv cb34 B34snd EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 37 Computation Model Component structure/architecture Top level of behavior hierarchy Behavioral/functional component view Behaviors grouped under top-level component behaviors Sequential behavior execution Timed Estimated execution delays Specification model Computation refinement Computation model Communication refinement Communication model Processor refinement Implementation model EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 19
20 Communication Refinement Network allocation / protocol selection Channel partitioning Protocol stack insertion Inlining Specification model Computation refinement Computation model Communication refinement Communication model Processor refinement Implementation model EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 39 Network Allocation / Channel Partitioning PE2 B1 B1 Bus1 Allocate busses B13snd cb13 B13rcv Partition channels B2 c2 B3 Update communication B34rcv cb34 B34snd Additional level of hierarchy to model bus structure EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 20
21 Model after Channel Partitioning B1 B1 PE2 B13snd B2 Bus1 cb13 c2 cb34 B13rcv B3 B34rcv B34snd EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 41 Protocol Insertion Bus1 cb13 c2 cb34 Bus1 Network Protocol Layer Layers Insert protocol layer Bus protocol channel from database Create network layers Implement message-passing over bus protocol Replace bus channel Hierarchical combination of complete protocol stack EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 21
22 Model after Protocol Insertion Master Slave PE2 B1 B1 Bus1 B13snd B2 IBusMaster IProtocolMaster BusProtocol addr[16] data[32] ready ack IProtocolSlave IBusSlave B13rcv B3 B34rcv B34snd EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 43 Inlining: Transaction-Level Model (TLM) Bus1 PE2 BusProtocol IBusMaster IProtocolMaster addr[16] data[32] ready ack IProtocolSlave IBusSlave Create bus interfaces and drivers Bus BusProtocolTLM PE2Bus PE2 IBusMaster IProtocolMaster read()/write() methods in C, functionality + timing IProtocolSlave IBusSlave EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 22
23 Inlining: Pin-Accurate Model (PAM) Bus1 PE2 BusProtocol IBusMaster IProtocolMaster addr[16] data[32] ready ack IProtocolSlave IBusSlave Bus IBusMaster IBusMaster IProtocolMaster Protocol Create bus interfaces and drivers Refine communication IProtocolMaster BusProtocolTLM address[15:0] Transaction-Level data[31:0] Model (TLM) control IProtocolSlave PE2Bus PE2Protocol IProtocolSlave IBusSlave IBusSlave PE2 EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 45 Communication Model Example PE2 B1 B1 B2 B13snd address[15:0] data[31:0] control B13rcv B3 B34rcv B34snd EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 23
24 Communication Model Component & bus structure/architecture Top level of hierarchy Bus-functional component models Timing-accurate bus protocols Behavioral component description Timed Estimated component delays Timing-accurate communication Transaction-level model (TLM) Pin-accurate model (PAM) Bus cycle-accurate model (BCAM) Specification model Computation refinement Computation model Communication refinement Communication model Processor refinement Implementation model EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 47 Processor Refinement Specification model Cycle-accurate implementation of PEs Hardware synthesis down to RTL Software synthesis down to IS Interface synthesis down to RTL/IS Computation refinement Computation model Communication refinement Communication model Processor refinement Implementation model EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 24
25 Hardware Synthesis PE2 B13rcv B3 PE2_CLK PE2_CLK PE2_CLK Clock boundaries B34snd Schedule operations into clock cycles Define clock boundaries in leaf behavior C code Create FSMD model from scheduled C code Controller + datapath EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 49 Software Synthesis B1 Ff2 MOVE r0, r1 B13snd B2 SHL ADD INC PUSH CALL POP r3 r2, r3, r4 r2 r1 Ff3 r0 B34rcv Implement behavior on processor instruction-set Code generation Compilation EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 25
26 Interface Synthesis S0 Bus PE2Bus S1 S2 S3 IBusMaster IProtocolMaster Protocol addr[15:0] data[31:0] ready ack addr[15:0] data[31:0] ready ack PE2Protocol IProtocolSlave IBusSlave DRV S4 Implement communication on components Hardware bus interface logic Software bus drivers EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 51 Implementation Model Software processor Custom hardware PE2 OBJ PORTA address[15:0] S0 Instruction Set Simulator (ISS) PORTB PORTC INTA data[31:0] ready ack S1 S2 S3 S4 _CLK PE2_CLK EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 26
27 Implementation Model Cycle-accurate system description RTL description of hardware Behavioral/structural FSMD view Object code for processors Instruction-set co-simulation Clocked bus communication Bus interface timing based on PE clock Specification model Computation refinement Computation model Communication refinement Communication model Processor refinement Implementation model EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 53 Lecture 7: Outline System-level synthesis Design flow: From specification to implementation X-Chart: Decision making + refinement System-level refinement Refinement flow & process Refinement example System-level modeling Virtual protoyping & virtual platform models EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 27
28 System-Level Modeling Space Cycle-Accurate RTL Basic Blocks Instructions Virtual Platform Microarchitecture Semi- Analytical NS - MoC - Network Simulator Model of Computation Tasks MoC NS Messages Packets Words TLM Communication Accuracy Speed Cycles EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 55 Modeling Levels Host-compiled ISS Functions Blocks/stmnts. Instructions Pipeline Application Algorithm Networking Assembly code Driver μarch Protocol RTL Messages Packets Words Cycles P-TLM N-TLM Host-compiled modeling Transaction-level modeling of computation (TLM) of communication Abstract execution above Abstract transactions above instructions pins and wires Native execution of Function calls for data functionality transfer functionality Back-annotation of timing, Back-annotation of timing, energy, energy, Models of execution Models of topology and glue environment (OS & processor) logic EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 28
29 Virtual Platform Models App HW Binary OS P1 P2 P3 Drv P0 App OS Drv HW Interrupts I/O I/F I/O HW HW TLM Bus SLDL Simulation Kernel CPU model Source-level timing, energy,.. backannotation OS & processor models Hardware/IP model Functional model Timing, energy, back-annotation ISS model Cycle-accurate [GEM5] Functional [QEMU] + timing, energy, back-annotation System-level design language (SLDL) & TLM backplane [SpecC, SystemC] EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer 57 Cellphone Example 2 Subsystems ARM7TDMI MP3 Decoding Jpeg Encoding Motorola DSP 56600k GSM Transcoding 4 Accelerator HW blocks 10 I/O HW blocks 5 Busses AMBA AHB DSP Port A bus 3 Custom busses ARM7TDMI Control MP3 JPEG Cust. HW MP3 IN IRQ FIQ PIC INT31... INT0 Cust. HW BMP IN Timer Cust. HW JPEG Output Cust. HW Left SYNTH Cust. HW Keyboard DHS Cust. HW DHS Right SYNTH Cust. HW Display Cust. HW DHS MAD Ouput Cust. HW PCM OUT AMBA AHB Transducer DSP 5660k Encoder Decoder DSP Port A Cust. HW Enc. Input INTD INTC INTB INTA Cust. HW Enc. Output Cust. HW Dec. Input Custom HW Codebook search Cust. HW Dec. Output EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 29
30 Cellphone Results Experimental setup Simulation speed 1.5 second MP3 300 Mcycles/s 640x480 picture Accuracy 1.5 speech GSM <3% error 3s / 300M ARM cycles / 180M DSP cycles Average Error [%] Avg. Error Sim. Time Spec. Appl. Task Arch. Net. FW TLM PAM BFM CAM ISS Transaction-level modeling (TLM) of communication Host-compiled software, OS and processor modeling EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer Simulation Time [s] Lecture 7: Summary System-level synthesis Decision making + refinement System refinement Functionality and performance System modeling Computation and communication EE382N.23: Embedded Sys Dsgn/Modeling, Lecture A. Gerstlauer A. Gerstlauer 30
EE382N: Embedded System Design and Modeling
EE382N: Embedded System Design and Modeling Lecture 7 System-Level Refinement Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 7: Outline
More informationEE382V: Embedded System Design and Modeling
EE382V: Embedded System Design and Methodologies, Models, Languages Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Methodologies Design
More informationEE382V: Embedded System Design and Modeling
EE382V: Embedded System Design and System-Level Synthesis & Refinement Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Synthesis System-level
More informationEE382N: Embedded System Design and Modeling
EE382N: Embedded System Design and Modeling Lecture 10 System-Level Synthesis Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 10: Outline
More informationEE382N: Embedded System Design and Modeling
EE382N: Embedded System Design and Modeling Lecture 1 Introduction Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 1: Outline Introduction
More informationEE382V: Embedded System Design and Modeling
EE382V: Embedded System Design and Class Introduction Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Introduction Embedded systems
More informationEE382N.23: Embedded System Design and Modeling
EE382N.23: Embedded System Design and Modeling Lecture 1 Introduction Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 1: Outline Introduction
More informationEE382V: Embedded System Design and Modeling
EE382V: Embedded System Design and System-Level Design Tools Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Overview System-level design
More informationEE382M.20: System-on-Chip (SoC) Design
EE382M.20: System-on-Chip (SoC) Design Lecture 0 Class Overview Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 0: Outline Introduction
More informationEE382N.23: Embedded System Design and Modeling
EE382N.23: Embedded System Design and Modeling Lecture 13 System-Level Design Tools Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 13:
More informationOpenComRTOS: Formally developed RTOS for Heterogeneous Systems
OpenComRTOS: Formally developed RTOS for Heterogeneous Systems Bernhard H.C. Sputh, Eric Verhulst, and Vitaliy Mezhuyev Email: {bernhard.sputh, eric.verhulst, vitaliy.mezhuyev}@altreonic.com http://www.altreonic.com
More informationEE382V: System-on-a-Chip (SoC) Design
EE382V: System-on-a-Chip (SoC) Design Lecture 12 SoC Communication Architectures Source: Sudeep Pasricha (Colorado State), Nikil Dutt (UC Irvine) On-Chip Communication Architectures, Morgan Kaufmann, 2008
More informationMonitoring & Control Tim Stevenson Yogesh Wadadekar
Monitoring & Control Tim Stevenson Yogesh Wadadekar Monitoring & Control M&C is not recognised as an SPDO Domain However the volume of work carried out in 2011 justifies a Concept Design Review M&C is
More informationA Survey of Time and Space Partitioning for Space Avionics
2018-05-25, 21:52:13 A Survey of Time and Space Partitioning for Space Avionics Presentation at DASIA 2018 31st May 2018 The Basic Idea of TSP Motivation Time and Space Partitioning (TSP) Why? several
More informationIntegrated Modular Avionics. The way ahead for aircraft computing platforms?
Integrated Modular Avionics The way ahead for aircraft computing platforms? 1 Contents The Need for IMA IMA Structure and Services Design Using IMA Related Subjects Conclusion 2 Integrated Modular Avionics
More informationApplicability / Compatibility of STPA with FAA Regulations & Guidance. First STAMP/STPA Workshop. Federal Aviation Administration
Applicability / Compatibility of STPA with FAA Regulations & Guidance First STAMP/STPA Workshop Presented by: Peter Skaves, FAA Chief Scientific and Technical Advisor for Advanced Avionics Briefing Objectives
More informationWrapper Instruction Register (WIR) Specifications
Wrapper Instruction Register (WIR) Specifications Mike Ricchetti, Fidel Muradali, Alan Hales, Lee Whetsel, Eddie Rodriguez WIR Tiger Team May 5th at VTS2000 Architecture Task Force, 2000 Presentation Outline
More informationDriving STM32 to success STM32 services for sophisticated embedded applications
Building a safe and secure embedded world Driving STM32 to success STM32 services for sophisticated embedded applications > STM32 Services HITEX: the stm32 experts Questions about STM32? Ask us! STM32
More informationFederal GIS Conference February 10 11, 2014 Washington DC. ArcGIS for Aviation. David Wickliffe
Federal GIS Conference 2014 February 10 11, 2014 Washington DC ArcGIS for Aviation David Wickliffe What is ArcGIS for Aviation? Part of a complete system for managing data, products, workflows, and quality
More informationSAVOIR industrial perspectives Thales Alenia Space View
SAVOIR industrial perspectives Thales Alenia Space View 83230910-DOC-TAS-EN-001 23rd of october 2012 Jacques Busseuil Presentation summary 2 SAVOIR immediate benefits SAVOIR major actions Interfaces harmonization
More informationTable of Content. Table of Contents Mobile Experts LLC. All Rights Reserved. 1
Table of Content Table of Contents 2015 Mobile Experts LLC. All Rights Reserved. 1 Table of Content List of Figures... 5 List of Tables... 9 Executive Summary...11 Synopsis of C-RAN Developments in the
More informationTable of Contents 2015 Mobile Experts LLC. All Rights Reserved. 1
Table of Contents 2015 Mobile Experts LLC. All Rights Reserved. 1 List of Figures... 5 List of Tables... 8 Executive Summary... 9 Synopsis of C-RAN Developments in the Past Year (2014)... 13 Drivers of
More informationINTERNATIONAL CIVIL AVIATION ORGANIZATION AFI REGION AIM IMPLEMENTATION TASK FORCE. (Dakar, Senegal, 20 22nd July 2011)
IP-5 INTERNATIONAL CIVIL AVIATION ORGANIZATION AFI REGION AIM IMPLEMENTATION TASK FORCE (Dakar, Senegal, 20 22nd July 2011) Agenda item: Presented by: Implementation of a African Regional Centralised Aeronautical
More informationAeronautics & Air Transport in FP7. DG RTD-H.3 - Aeronautics Brussels, January 2007
Aeronautics & Air Transport in FP7 DG RTD-H.3 - Aeronautics Brussels, January 2007 2000 European Aeronautics: A Vision for 2020 2002 Strategic Research Agenda Six Challenges for Aeronautics 2005 2nd Issue
More informationASPASIA Project. ASPASIA Overall Summary. ASPASIA Project
ASPASIA Project ASPASIA Overall Summary ASPASIA Project ASPASIA Project ASPASIA (Aeronautical Surveillance and Planning by Advanced ) is an international project co-funded by the European Commission within
More informationBlueNRG Guideline From evaluation to production
BlueNRG Guideline From evaluation to production April 2 nd, 2015 RF Application Team EMEA Region Application RtM Agenda 2 BlueNRG Main Takeaways BlueNRG Development Kits BlueNRG evaluation From prototyping
More informationChallenges in Complex Procedure Design Validation
Challenges in Complex Procedure Design Validation Frank Musmann, Aerodata AG ICAO Workshop Seminar Aug. 2016 Aerodata AG 1 Procedure Validation Any new or modified Instrument Flight Procedure is required
More informationImplementation challenges for Flight Procedures
Implementation challenges for Flight Procedures A Data-house perspective for comprehensive Procedure Design solution: A need today Sorin Onitiu Manager Business Affairs, Government & Military Aviation,
More informationSIMULATION TECHNOLOGY FOR FREE FLIGHT SYSTEM PERFORMANCE AND SURVIVABILITY ANALYSIS
SIMULATION TECHNOLOGY FOR FREE FLIGHT SYSTEM PERFORMANCE AND SURVIVABILITY ANALYSIS John C Knight, Stavan M Parikh, University of Virginia, Charlottesville, VA Abstract Before new automated technologies
More informationAdaptive Noise Cancellation using the LMS Algorithm. December 7, 1999
Adaptive Noise Cancellation using the LMS Algorithm December 7, 1999 GROUP Y Yonghui Cheng Damian Dobric Ping Tao Shunxi Wang Dec. 7, 1999 1 / 31 Functional Description Adaptive Noise Cancellation DSP
More informationMulti/many core in Avionics Systems
Multi/many core in Avionics Systems 4th TORRENTS Workshop December, 13 th 2013 Presented by Jean-Claude LAPERCHE - AIRBUS Agenda Introduction Processors Evolution/Market Aircraft needs Multi/Many-core
More informationProgrammable Safety Systems PSS-Range
Programmable Safety Systems PSS-Range PROFIBUS-DP for Compact 3rd Generation PSS Operating Manual Item No. 20 962-04 All rights to this manual are reserved by Pilz GmbH & Co. KG. Copies may be made for
More informationATTEND Analytical Tools To Evaluate Negotiation Difficulty
ATTEND Analytical Tools To Evaluate Negotiation Difficulty Alejandro Bugacov Robert Neches University of Southern California Information Sciences Institute ANTs PI Meeting, November, 2000 Outline 1. Goals
More informationSWIM Technical Infrastructure (ATC-ATC and EAD Profiles)
SWIM Technical Infrastructure (ATC-ATC and EAD Profiles) D. Di Crescenzo SELEX Consortium F. Pérez Alamillo Indra H. Souami Thales H. Milchrahm FREQUENTIS ATC (MUAC) NM NOP ATC (Coflight) SWIM infrastructure
More informationSimulator Architecture for Training Needs of Modern Aircraft. Philippe Perey Technology Director & A350 Program Director
Simulator Architecture for Training Needs of Modern Aircraft Philippe Perey Technology Director & A350 Program Director European Airline Training Symposium (EATS) Istanbul November 10, 2010 Agenda The
More informationAeronautics & Air Transport in FP7
Aeronautics & Air Transport in FP7 Liam Breslin DG RTD-H.3 - Aeronautics Brussels, 8 th February 2007 2000 European Aeronautics: A Vision for 2020 2002 Strategic Research Agenda Six Challenges for Aeronautics
More informationThe In-Flight Monetisation & Services Platform PRODUCT BROCHURE
The In-Flight Monetisation & Services Platform PRODUCT BROCHURE Immfly improves your flight services with gate-to-gate video streaming, publications, shopping and transactions Why is Immfly relevant to
More informationSIMULATION MODELING AND ANALYSIS OF A NEW INTERNATIONAL TERMINAL
Proceedings of the 2000 Winter Simulation Conference J. A. Joines, R. R. Barton, K. Kang, and P. A. Fishwick, eds. SIMULATION MODELING AND ANALYSIS OF A NEW INTERNATIONAL TERMINAL Ali S. Kiran Tekin Cetinkaya
More informationEmbedded System Development for Distributed Networked Computing Platforms
ARTIST II November 2007 Presented by Gert Döhmen Airbus Deutschland GmbH Embedded System Development for Distributed Networked Computing Platforms ARTIST2 meeting on Integrated Modular Avionics Content
More informationBusStop Telco 2.0 application supporting public transport in agglomerations
BusStop Telco 2.0 application supporting public transport in agglomerations Kamil Litwiniuk 1 Tomasz Czarnecki 2 Warsaw University of Technology Faculty of Electronics and Information Technology ul. Nowowiejska
More informationProgressive Technology Facilitates Ground-To-Flight-Deck Connectivity
Progressive Technology Facilitates Ground-To-Flight-Deck Connectivity By Robert Turner Connected Airline and Connected Flight Deck are two of the latest phrases regularly being voiced by the airline industry,
More informationAir Carrier E-surance (ACE) Design of Insurance for Airline EC-261 Claims
Air Carrier E-surance (ACE) Design of Insurance for Airline EC-261 Claims May 06, 2016 Tommy Hertz Chris Saleh Taylor Scholz Arushi Verma Outline Background Problem Statement Related Work and Methodology
More informationMeasurement Based Analysis of the Handover in a WLAN MIPv6 Scenario
Measurement Based Analysis of the Handover in a WLAN MIPv6 Scenario Albert Cabellos Aparicio, René Serral-Gracià, Lorand Jakab, Jordi Domingo-Pascual Universitat Politècnica de Catalunya Departament d
More informationA New Way to Work in the ERCOT Market
Siemens Energy, Inc. Power Technology Issue 111 A New Way to Work in the ERCOT Market Joseph M. Smith Senior Staff Business Development Specialist joseph_smith@siemens.com In recent months The Electric
More informationSafety Enhancement SE ASA Design Virtual Day-VMC Displays
Safety Enhancement SE 200.2 ASA Design Virtual Day-VMC Displays Safety Enhancement Action: Implementers: (Select all that apply) Statement of Work: Manufacturers develop and implement virtual day-visual
More informationPSS MVS 7.15 announcement
PSS MVS 7.15 announcement New Mainframe Software Print SubSystem MVS 7.15 AFP printing and AFP2PDF conversion Version 7.15 Bar Code + PDF Update with additional features and fixes 2880 Bagsvaerd Tel.:
More informationAbstract. Introduction
COMPARISON OF EFFICIENCY OF SLOT ALLOCATION BY CONGESTION PRICING AND RATION BY SCHEDULE Saba Neyshaboury,Vivek Kumar, Lance Sherry, Karla Hoffman Center for Air Transportation Systems Research (CATSR)
More informationAdvancing FTD technologies and the opportunity to the pilot training journey. L3 Proprietary
Advancing FTD technologies and the opportunity to the pilot training journey L3 Proprietary Aviation Training Innovation Over the past decade the airline training industry has pursued technology to improve
More informationGENE-AUTO Status of new Airbus case Studies
GENEAUTO 9/29/2009 Presented by Jean-Charles DALBIN Airbus Operations SAS & Laurent DUFFAU Airbus Operations SAS GENE-AUTO Status of new Airbus case Studies Airbus Operation SAS - GENEAUTO Status on Airbus
More informationAvitech GmbH AIXM Capabilities & Experiences
Avitech GmbH AIXM Capabilities & Experiences Werner Schwarze Regional Sales Director Dakar/04. October 2016 Avitech Introduction Avitech GmbH of Germany, is a key piece in Indra ATM being the unique provider
More informationA 3D simulation case study of airport air traffic handling
A 3D simulation case study of airport air traffic handling Henk de Swaan Arons Erasmus University Rotterdam PO Box 1738, H4-21 3000 DR Rotterdam, The Netherlands email: hdsa@cs.few.eur.nl Abstract Modern
More informationAn Architecture for Combinator Graph Reduction Philip J. Koopman Jr.
An Architecture for Combinator Graph Reduction Philip J. Koopman Jr. Copyright 1990, Philip J. Koopman Jr. All Rights Reserved To my parents vi Contents List of Tables.............................. xi
More informationInternational Conference on Integrated Modular Avionics Moscow
www.thalesgroup.com International Conference on Integrated odular Avionics oscow IO 2012 Conference / 2012/09/25 This document is the property of Thales Group and may not be copied or communicated without
More informationBoarding Pass Issuance to Passengers at Airport
ENSE623/ENPM645 Boarding Pass Issuance to Passengers at Airport By Soe Zarni Bargava Subramanian University of Maryland December 6, 2005 1 System Boundary Description Airport authorities have fixed(constrained)
More informationUM1868. The BlueNRG and BlueNRG-MS information register (IFR) User manual. Introduction
User manual The BlueNRG and BlueNRG-MS information register (IFR) Introduction This user manual describes the information register (IFR) of the BlueNRG and BlueNRG-MS devices and provides related programming
More informationFAA NextGENProgram & NEAR Laboratory. Massood Towhidnejad, PhD Director of NEAR lab
FAA NextGENProgram & NEAR Laboratory Massood Towhidnejad, PhD Director of NEAR lab www.near.aero towhid@erau.edu U.S. Air Traffic System World s Most Demanding 689M Passengers/Year 36B Pounds of Cargo/Year
More informationDon t Sit on the Fence
Don t Sit on the Fence A Static Analysis Approach to Automatic Fence Insertion Or Ostrovsky April 25th 2018 Or Ostrovsky Don t Sit on the Fence April 25th 2018 1 / 50 Table of contents 1 Introduction 2
More informationMagnetospheric MultiScale Mission. SpaceWire Implementation
Magnetospheric MultiScale Mission (MMS) Magnetospheric MultiScale Mission SpaceWire Implementation George L. Jackson, MMS Spacecraft Avionics Lead David Raphael, MMS C&DH Lead Glenn Rakow, NASA SpaceWire
More informationUse-Case Power Management Optimization Identifying & Tracking Key Power Indicators
Embedded Linux Conference April 29-May 1, 2014, San Jose, CA Use-Case Power Management Optimization Identifying & Tracking Key Power Indicators Patrick Titiano, System Power Management Expert, BayLibre
More informationBringing hardware affinity information into MPI communication strategies
Bringing hardware affinity information into MPI communication strategies Brice Goglin (and Stéphanie Moreaud) Inria Runtime Team-Project Bordeaux JLPC Rennes 2012/06/14 Hardware is increasingly complex
More informationBoeing 777 Triple Triple Redundant Flight Controller
Fault-tolerance Seminar Summer term 2005 Boeing 777 Triple Triple Redundant Flight Controller Prof. Dr. Polze Renneberg 1 Boeing 777 Table of Contents General Remarks/Scope Features and Technologies of
More informationAnalysis and design of road and bridge infrastructure database using online system
Analysis and design of road and bridge infrastructure database using online system Joni Arliansyah 1,*, Yadi Utama 2, Maureen Arlini Wijayanti 3, Rachmat Gusti 3,and Arifianto 3 1 Department of Civil Engineering
More informationPSS Integrating 3 rd Party Intelligent Terminal. Application Note. Date December 15, 2009 Document number PSS5000/APNO/804680/00
PSS 5000 Application Note Integrating 3 rd Party Intelligent Terminal Date December 15, 2009 Document number PSS5000/APNO/804680/00 Doms A/S Formervangen 28 Tel. +45 4329 9400 info@doms.dk DK-2600 Glostrup
More informationDark Ride Application IO Control
Dark Ride Application IO Control Overview Dark Rides are often the main attractions of major theme parks. They incorporate everything from highly themed scenery, props, video, audio, animatronics, lighting,
More informationAir Traffic Control System
G A N E S H A A V I O N I C S Air Traffic Control System National Product With International Standard Of The Air Traffic Control System Ganesha Avionics Air Traffic Control System is a computer-based air
More informationFOR INDUSTRIAL ROBOTIC APPLICATIONS
ADVANTAGES OF USING FLEXIBLE ELECTRIC GRIPPERS FOR INDUSTRIAL ROBOTIC APPLICATIONS Robotiq 2-Finger Adaptive Gripper TABLE OF CONTENT INTRODUCTION... 3 SECTION 1 THE EASY GRIPPING INTELLIGENCE... 4 SECTION
More informationAn Analytical Approach to the BFS vs. DFS Algorithm Selection Problem 1
An Analytical Approach to the BFS vs. DFS Algorithm Selection Problem 1 Tom Everitt Marcus Hutter Australian National University September 3, 2015 Everitt, T. and Hutter, M. (2015a). Analytical Results
More informationAtennea Air. The most comprehensive ERP software for operating & financial management of your airline
Atennea Air The most comprehensive ERP software for operating & financial management of your airline Atennea Air is an advanced and comprehensive software solution for airlines management, based on Microsoft
More informationATC Simulators. The manufacturer of
ATC Simulators The manufacturer of Edda Systems AS Established in 2005, by 5 experienced ATM engineers (ex Avinor) 100% owned by the employees/founders Edda Systems AS is specialized in CNS/ATM systems,
More informationThe organisation of the Airbus. A330/340 flight control system. Ian Sommerville 2001 Airbus flight control system Slide 1
Airbus flight control system The organisation of the Airbus A330/340 flight control system Ian Sommerville 2001 Airbus flight control system Slide 1 Fly by wire control Conventional aircraft control systems
More informationEMD ELECTRONIC MISCELLANEOUS DOCUMENT
EMD ELECTRONIC MISCELLANEOUS DOCUMENT INTRODUCTION The EMD is a new feature of the Electronic Miscellaneous Document (EMD) product. Its aim is to provide Amadeus travel agents with the list of airlines
More informationAEROSPACE & ELECTRONICS BRENDAN CURRAN PRESIDENT
AEROSPACE & ELECTRONICS BRENDAN CURRAN PRESIDENT Aerospace & Electronics Overview and Results Market Outlook Technological Differentiation and Growth Summary 2 Crane Aerospace & Electronics Industry Leader
More informationCDR Joseph Cohn, PhD ONR Code 341 Division Deputy
CDR Joseph Cohn, PhD ONR Code 341 Division Deputy Disclosure Information 84th Annual AsMA Scientific Meeting CDR Joseph Cohn I have no financial relationships to disclose. I will not discuss off-label
More informationMulticore Processing in the Avionics Industry Needs and Concerns April 21, 2017 Greg Arundale Rockwell Collins
Multicore Processing in the Avionics Industry Needs and Concerns April 21, 2017 Greg Arundale Rockwell Collins Outline Introduction Avionics Systems Evolution, Overview and Challenges Multicore Why Multicore
More informationAUTOPILOT: A DISTRIBUTED PLANNER FOR AIR FLEET CONTROL* Perry W. Thorndyke, Dave McArthur, and Stephanie Cammarata
AUTOPILOT: A DISTRIBUTED PLANNER FOR AIR FLEET CONTROL* Perry W. Thorndyke, Dave McArthur, and Stephanie Cammarata The Rand Corporation 1700 Main Street Santa Monica, CA 90406 ABSTRACT Distributed planning
More informationConsolidation Project Start: Mon 9/3/18 ID: 1 Finish: Fri 4/26/19 Dur: 170 days Comp: 0%
Consolidation Project Start: Mon 9/3/18 ID: 1 Finish: Fri 4/26/19 Dur: 170 days Comp: 0% Initiation Start: Mon 9/3/18 ID: 2 Finish: Wed 9/19/1Dur: 13 days Comp: 0% Business Case Evaluation Start: Mon 9/3/18
More informationTotal Airport Management Solution DELIVERING THE NEXT GENERATION AIRPORT
Total Airport Management Solution DELIVERING THE NEXT GENERATION AIRPORT Benefits of Total Airport Management Greater end-to-end visibility across landside and airside operations More accurate passenger
More informationInstallation Guide. Unisphere Central. Installation. Release number REV 07. October, 2015
Unisphere Central Release number 4.0 Installation 300-013-602 REV 07 October, 2015 Introduction... 2 Environment and system requirements... 2 Network planning...4 Download Unisphere Central...6 Deploy
More informationPunt Policing and Monitoring
Punt Policing and Monitoring Punt policing protects the Route Processor (RP) from having to process noncritical traffic, which increases the CPU bandwidth available to critical traffic. Traffic is placed
More informationCritical Systems and Software Solutions
www.thalesgroup.com Thales Canada, Avionics Critical Systems and Software Solutions leading flight control system technology and critical software solutions for the most innovative regional and business
More informationA Multi-Agent Microsimulation Model of Toronto Pearson International Airport
A Multi-Agent Microsimulation Model of Toronto Pearson International Airport Gregory Hoy 1 1 MASc Student, Department of Civil Engineering, University of Toronto 35 St. George Street, Toronto, Ontario
More informationGold Coast: Modelled Future PIA Queensland Awards for Planning Excellence 2014 Nomination under Cutting Edge Research category
Gold Coast: Modelled Future PIA Queensland Awards for Planning Excellence 2014 Nomination under Cutting Edge Research category Jointly nominated by SGS Economics and Planning and City of Gold Coast August
More informationIASSF: A Simulation For F/A-18 Avionics Software Testing.
IASSF: A Simulation For F/A-18 Avionics Software Testing. Paul Harbison; Clayton Newland BAE SYSTEMS, Building 169 WilliamTown RAAF BASE Paul.Harbison@baesystems.com.au Clayton.Newland@baesystems.com.au
More informationForm 91 Application for Approval of an EFB System
Form 91 Application for Approval of an EFB System This form must be completed by the Flight Representative (FOR) or Operator as recorded on the current Form 20. Please refer to RP4 Guidance to Operators
More informationPotential of CO 2 retrieval from IASI
Potential of CO 2 retrieval from IASI L. Chaumat, O. Lezeaux, P. Prunet, B. Tournier F.-R. Cayla (SISCLE), C. Camy-Peyret (LPMAA) and T. Phulpin (CNES) Study supported by CNES ITSC-XVI: Angra dos Reis,
More informationultimate traffic Live User Guide
ultimate traffic Live User Guide Welcome to ultimate traffic Live This manual has been prepared to aid you in learning about utlive. ultimate traffic Live is an AI traffic generation and management program
More informationAIRBUS Generic Flight Test Installation
AIRBUS Generic Flight Test Installation Jean-Pascal CATURLA AIRBUS Operations SAS, Toulouse, France ABSTRACT This paper describes new concepts of test mean and processes to perform flight test for all
More informationIn-Service Data Program Helps Boeing Design, Build, and Support Airplanes
In-Service Data Program Helps Boeing Design, Build, and Support Airplanes By John Kneuer Team Leader, In-Service Data Program The Boeing In-Service Data Program (ISDP) allows airlines and suppliers to
More informationFrom AIS To AIM. Agenda. Agenda. Jack Hsu Mark Varellas
Agenda Agenda From AIS To AIM 1. Introduction to MDA 2. What is AIS to AIM? 3. FAA Approach to AIM 4. AIM Transition Planning 5. ext Steps 1. Introduction to MDA 2. What is AIS to AIM? 3. FAA Approach
More informationDesigning for ease of future maintenance
Passenger Experience Conference 2014 Olaf Bischof HO Maintenance System Engineering - Airbus Designing for ease of future maintenance Breakout Session 4 Protecting the Brand: Cabin Maintenance Designing
More informationOverview Net-Enabled Aircraft Design Current Project Status Join the Team! Kristin Yvonne Rozier University of Cincinnati
Formal Methods Challenge: Efficient Reconfigurable Cockpit Design and Fleet Operations using Software Intensive, Networked, and Wireless-Enabled Architecture (ECON) Kristin Yvonne Rozier University of
More informationAnalyzing the Fault Sensitivity of Secure Embedded Software
Analyzing the Fault Sensitivity of Secure Embedded Software Patrick Schaumont Professor Bradley Department of ECE Virginia Tech Acknowledgments National Science Foundation and SRC Bilgiday Yuce, Nahid
More informationPaperless Aircraft Operations - IATA s Vision and Actions - Chris MARKOU IATA Operational Costs Management
Paperless Aircraft Operations - IATA s Vision and Actions - Chris MARKOU IATA Operational Costs Management IATA s Paperless Initiatives Passenger Reservations, Ticketing and Airport Processes e-ticketing
More informationAI in a SMART AIrport
AI in a SMART AIrport Steve Lee CIO & Group SVP(Technology) Changi Airport Group (Singapore) Pte. Ltd. 24 Oct 2017 2017 Changi Airport Group (Singapore) Pte. Ltd. Not to be used, disclosed or reproduced
More informationEMC Unisphere 360 for VMAX
EMC Unisphere 360 for VMAX Version 8.3.0 Installation Guide REV 01 Copyright 2014-2016 EMC Corporation. All rights reserved. Published in the USA. Published September 2016 EMC believes the information
More informationCyber-hijacking Airplanes:
Cyber-hijacking Airplanes: Truth or Fiction? Dr. Phil of Bloomsburg University @ppolstra http://philpolstra.com Captain Polly of University of @CaptPolly Why This Talk? Lots of bold claims concerning
More informationDeutscher Wetterdienst
Scalability and Performance of COSMO-Model 5.1 on Cray XC30 Ulrich Schättler Source Code Administrator COSMO-Model Contents è Old Scalability Results è Latest Changes è Scalability Tests with COSMO-DE65
More informationAvionics Certification. Dhruv Mittal
Avionics Certification Dhruv Mittal 1 Motivation Complex Avionics systems have been regulated for a long time Autonomous systems are being researched and built in avionics right now Research in avionics
More informationMilkymist One. A video synthesizer at the forefront of open source hardware. S. Bourdeauducq. Milkymist project. August 2011
Milkymist One A video synthesizer at the forefront of open source hardware S. Bourdeauducq Milkymist project August 2011 S. Bourdeauducq (Milkymist project) Milkymist One August 2011 1 / 1 What is open
More information2017
Connecting Global Competence IT2Industry@productronica 2017 International Trade Fair and Open Conference for intelligent, digitally networked working environments November 14 17, 2017 Messe München www.it2industry.de
More information